Please use this identifier to cite or link to this item: http://localhost:8080/xmlui/handle/123456789/1619
Full metadata record
DC FieldValueLanguage
dc.contributor.authorAKTU-
dc.date.accessioned2025-10-10T08:29:59Z-
dc.date.available2025-10-10T08:29:59Z-
dc.date.issued2024-06-
dc.identifier.urihttp://localhost:8080/xmlui/handle/123456789/1619-
dc.descriptionMTCS201en_US
dc.language.isoen_USen_US
dc.publisherAKTUen_US
dc.subjectMTCS201 MULTI CORE ARCHITECTURE AND PROGRAMMING MULTI CORE ARCHITECTUREen_US
dc.titleMTCS201 MULTI CORE ARCHITECTURE AND PROGRAMMING MULTI CORE ARCHITECTURE M.Tech (SEM II)en_US
dc.title.alternativeMTCS201 M.Tech (SEM II)en_US
dc.typeOtheren_US
Appears in Collections:2023-2024

Files in This Item:
File Description SizeFormat 
MTCS201 MULTI CORE ARCHITECTURE AND PROGRAMMING MULTI CORE ARCHITECTURE.pdfMTCS201 M.Tech (SEM II)139.96 kBAdobe PDFDownload


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.